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In this paper, a four-point characterization method is developed for resistive samples 
connected to either resistive or capacitive contacts. Provided the circuit equivalent of the 
complete measurement system is known including coaxial cable and connector 
capacitances as well as source output and amplifier input impedances, a frequency range 
and capacitive scaling factor can be determined, whereby four-point characterization can 
be performed. The technique is demonstrated with a discrete element test sample over a 
wide frequency range using lock-in measurement techniques from 1 Hz - 100 kHz. The 
data fit well with a circuit simulation of the entire measurement system. A high 
impedance preamplifier input stage gives best results, since lock-in input impedances 
may differ from manufacturer specifications. The analysis presented here establishes the 
utility of capacitive contacts for four-point characterizations at low frequency. 
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I. INTRODUCTION 
Ohmic contacts are widely used in four-point electrical measurements to characterize carrier 
mobilities and densities in novel materials and novel electronic structures. However, ohmic 
contacts1,2 can be problematic in low-density systems, and require different alloy recipes for n- 
and p-type systems, while for new materials the recipes may not yet be developed. Capacitive 
contacts, studied at low frequencies around 100 Hz3,4 and at radio frequencies5, on the other hand 
can avoid such problems, and the recipe has the advantage of being independent of both the 
material and carrier type. In this work, we focus on the lower frequency range which is relevant 
for lock-in measurement techniques. Both previous works3,4 were unable to accurately model the 
entire frequency range, especially when capacitive contacts were used for both current and 
voltage contacts. Thus further study is required to assess the utility of capacitive contacts with an 
accurate model that can fit in the entire frequency range, guiding the eventual design of 
capacitive contact samples. 
In this paper, both ohmic contacts and capacitive contacts are studied and compared to 
simulations using the PSpice circuit simulation software. Circuit models of each component of 
the measurement system are first determined, including input and output impedances of the 
electronic measurement instruments, BNC adapters, and coaxial cables. Because the lock-in 
input impedance deviates significantly from equipment specifications, use of a high impedance 
input preamplifier is preferred to simplify circuit analysis. A discrete element test sample is then 
used to demonstrate this four-point characterization method for generalized contact impedances, 
comparing with the PSpice circuit simulation assembled from the circuit models of each 
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component. The PSpice model well represents the behavior of the measurement system, even 
when capacitors were used for all four contacts. A measurement frequency range is defined 
within which the frequency response gives zero phase distortion, and a capacitive scaling factor 
is calibrated for each measurement configuration. 
The remainder of this paper is organized as follows. Section 2 discusses the specific process 
of modeling each component in the lock-in measurement system. Section 3 then introduces a 
discrete element test sample used to demonstrate the generalized four-point characterization 
method. The experimental results of this test sample and PSpice circuit simulations of the 
lumped-element-modeled lock-in measurement system are compared in Section 4, as well as the 
definition of the measurement frequency range and scaling factor. The paper ends with 
concluding remarks in Section 5, and the Appendix illustrates the importance of including the 
high input impedance preamplifier stage. 
 
II. CIRCUIT EQUIVALENT OF THE LOCK-IN MEASUREMENT SYSTEM 
 
A. Circuit equivalent modeling procedure 
To model each lock-in measurement system below, it is decomposed into its respective 
components, and a candidate circuit equivalent is assigned to each target component. Optimal 
model parameters are chosen such that the PSpice circuit simulation of the measurement system 
accurately models the experimental results over the range 1 Hz – 10 kHz. If the target component 
has more than one element in its circuit equivalent, multiple measurements and simulations are 
 4 
compared to deduce optimal model parameters. If the simulation cannot model the required 
frequency range, a new circuit equivalent is tested and the process repeated until the appropriate 
circuit equivalent is found. We note that we were able to get reasonable results in the 
experiments below only when the entire experiment was shielded, so all discrete elements were 
put inside aluminum boxes with BNC feedthroughs. 
 
1. Lock-in input   
First, we will model the lock-in input impedance itself using the simplified lock-in 
measurement system shown in Fig. 1(a) with circuit equivalent in Fig. 1(b). The measurement 
system consists of a lock-in voltage source VS = 1 V; a 1 meter coaxial cable with capacitance 
C1m = 98 pF; a source output impedance metal film resistor RS = 100 MΩ with residual parallel 
capacitance CS = 0.17 pF shielded inside an aluminum box; a Male-Male (MM) adapter with 
capacitance CMM = 2 pF; and the lock-in input. The exact values listed above were arrived at 
through an iterative process to be described shortly in Section 2.2. We first model the Stanford 
Research 830 (SR830) lock-in input impedance according to the nominal circuit equivalent 
specified by the manufacturer, as shown in Fig. 2(a) with an input impedance of Rin = 10 MΩ in 
parallel with an input capacitance of Cin = 25 pF.  
Fig.2(b) shows that PSpice simulations based on the nominal lock-in model have the correct 
low-pass filter behavior, but with a cut-off frequency that is higher than that observed in the 
experimental data. The result is highly unsatisfactory, with a factor of 3 error in the estimated VA 
magnitude at high frequencies. Thus we conclude that the manufacturer specification for the 
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input impedance is not sufficiently exact for the precision analysis we wish to perform. 
 
FIG. 1. (a) Diagram of the lock-in measurement system used to test the nominal lock-in input 
model. (b) Circuit equivalent of the same measurement system. C1m represents a capacitance of 1 
m coaxial-cable; RS and CS the resistance and parallel capacitance of a source impedance resistor 
inside an aluminum shielded box; and CMM the capacitance of a MM connector. The lock-in 
input impedance Zin is considered for two different cases in Figs. 2 and 3. 
 
 
FIG. 2. (a) Nominal lock-in input impedance model. (b) Magnitude and phase plot of the lock-in 
input voltage VA and its corresponding PSpice circuit simulation based on the nominal lock-in 
input model. 
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But if we assume an additional low-pass current divider stage with a Rdiv = 6.5 kΩ series 
resistor and Cdiv = 31 pF parallel capacitor at the front end of nominal lock-in input stage as in 
Fig. 3(a), the model accurately matches the observed behavior up to 100 kHz as seen in the Bode 
plot of Fig. 3(b). The simulation improves since additional series resistor forms an RC circuit 
with Cin and provides additional negative phase shift at high frequencies above 10 kHz. And 
additional parallel capacitor accounts for steeper roll-off. Therefore we will model the SR830 
lock-in input as a nominal lock-in input stage with this empirical low-pass current divider at its 
front end. 
 
FIG. 3. (a) Modified lock-in input model with empirical low-pass current divider stage at front 
end. (b) Magnitude and phase plot of VA and its corresponding PSpice circuit simulations based 
on modified lock-in input model. 
 
B. Base System 
The second measurement circuit of interest will allow us to model the impedance of any 
elements with a female or male BNC end. We call such a measurement system the Base System, 
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and it can have either a male or female input, where target impedances can be inserted and 
measured. Fig. 4(a) shows a diagram of the Male input (M-Input) system, which is a combination 
of a MFF connector and an MM adapter, where one remaining F-connector serves as the input to 
the system. Similarly, the MMM connector functions as the female input (F-Input) system in Fig. 
4(b). 
Inserting a target test element to such a Base System input will add another impedance Ztest to 
the lumped-element-modeled Base system in Fig. 4(c). Therefore, the impedance of the target 
element can be modeled by finding the resistor and capacitor values required to fit the simulation 
to the experimental results.  
 
FIG. 4. (a) Diagram for testing impedance of circuit elements Ztest with the male BNC, M-Input 
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Base System. (b) Diagram for testing Ztest with female BNC, F-Input Base System. (c) Circuit 
equivalent of the Base System with a target element impedance Ztest. For the M-Input panel (a) CT 
= CMFF + CMM = 5 pF, and for the F-Input panel (b) CT = CMMM = 7 pF. 
 
1. Various capacitors  
This procedure was used to model the capacitance of various connectors in the measurement 
circuit in Fig. 5. 
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FIG. 5. Magnitude and phase plot of VA and its corresponding PSpice circuit simulations: (a) 
MM adapter, CMM = 2 pF, (b) MFF connector, CMFF = 3 pF, (c) 1m coaxial cable, C1m = 98 pF 
and (d) a combination of MFF and MM connector, CMFF + CMM = 5 pF. 
 
III. FOUR-POINT SAMPLE WITH GENERALIZED CONTACT IMPEDANCE 
 
FIG. 6. Schematic of the test sample.  
 
The discrete element four-point sample in Fig. 6 represents a generalized sample with either 
resistive or capacitive contact impedances, where the test resistance to be measured is labeled R0. 
The voltage contacts with the subscript A, B and the current contacts are labeled with the 
subscript C, D.  Therefore, four distinct configurations of four-point characterization setup are 
possible, as the current or voltage contacts can be either resistive or capacitive, respectively. A 
shorthand notation for each configuration is: Ω-Ω, Ω-κ, κ-Ω, κ-κ. The first symbol represents 
whether the current contacts (ZC and ZD) are ohmic or capacitive, and the second symbol 
represents whether the voltage contacts (ZA and ZB) are ohmic or capacitive, where Ω represents 
resistive and κ capacitive, respectively. A metal-film resistor is used for the test resistance R0 = 
30 kΩ. Resistive contacts are modeled with current contact resistance RI = RC,D = 75 kΩ and 
voltage contact resistance RV = RA,B = 75 kΩ metal film resistors, and capacitive contacts are 
modeled with current contact capacitance CI = CC,D = 0.68 nF and voltage contact capacitance CV 
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= CA,B = 0.1 nF polyphenylene sulphide film capacitors, respectively. These values are chosen to 
approximate to those of the test device published in Ref. 3. 
 
A. Four-point characterizations of resistive and capacitive contacts 
For the lock-in measurement system of Fig. 7(a), we included a high input impedance Ithaco 
1201 preamplifier which has orders of magnitude larger input impedance than that of the lock-in, 
and which matches the manufacturer’s nominal input specifications with pre-amp input RP = 100 
GΩ and CP = 20 pF. By minimizing the leakage current through the voltage contacts of the test 
sample, the pre-amp widens the measurement frequency range for making four-point 
characterizations. By comparison, same measurement performed without the pre-amplifier in 
Appendix A is shown to be harder to interpret. 
The procedure of generalized four-point characterization of R0 is as follows. VS and RV in 
series form a current source, which sends current IS = VS /RS through the current contacts of the 
four-point sample. The measured voltage difference between two voltage contacts of the four-
point sample is then divided by this source current IS flowing through R0 to determine the four-
point measured resistance R4pt = RΩ-Ω, Rκ-Ω, RΩ-κ, Rκ-κ which is then plotted in a Bode plot. All 
components of the measurement system, including resistors and capacitors of the test sample, are 
modeled based on methods described in Section 2. 
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FIG. 7. (a) Diagram of the lock-in measurement system of four-point sample including 
preamplifier stage. (b) Circuit equivalent of the measurement system. Rg = 50 Ω represents a 
resistance of ground resistor; and RP and CP represent the input resistance and capacitance of the 
preamplifier input. 
 
IV. EXPERIMENTAL RESULTS 
Figure 8 shows the experimental results of the four different four-point current-voltage 
configurations, Ω-Ω, κ-Ω, Ω-κ, and κ-κ in panels (a)-(d), respectively. It is clear that all four 
show a different frequency response, yet it is possible to deduce the test resistance R0 from each 
of these datasets with knowledge of the measurement circuit. In the following, we first describe 
the frequency range wherein the R0 value can be characterized, and then we specify a scaling 
factor which can be deduced from the measurement circuit which allows the value of R0 to be 
determined. 
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A. Measurement frequency range 
The measurement frequency range is defined over the set of frequencies where the four-point 
voltage is directly proportional to the test resistance R0. The phase of the four-point voltage is 
implicitly zero over this measurement range. Two particular frequencies, the low cut-off 
frequency fL and high cut-off frequency fH, are used as the boundaries of this measurement 
frequency range. 
As seen in Fig. 8, all the magnitude plots start to rise near 10 kHz. This increasing response is 
caused by the parallel source capacitance CS, which starts to short the source resistance at the 
high cut-off frequency for all four configurations 
1
Η S S(2π )f R C
−=  (1) 
which gives us fH = 9.4 kHz, matching the results in Fig. 8. 
The low cut-off frequencies for Ω−Ω and Ω−κ test samples, are 0 Hz because of the low-pass 
frequency response for both. The low frequency slope in the Bode magnitude plot for κ−Ω in Fig. 
8(b) results from increased current due to decreasing impedance of the current capacitor CC when 
it is comparable with 100 MΩ = RS. So the low cutoff frequency for κ−Ω test sample is 2.2 Hz, 
calculated as  
1
L S C(2 )f R Cπ
−=  (2) 
For κ−κ mode, the circuit analysis indicates that the low cutoff frequency is  
 13 
1
L S C A 1 P(2 ( ( )))mf R C C C Cπ
−= +P P  (3) 
where the expression X||Y = XY/(X+Y). So the low cutoff frequency for κ−κ test sample is 32 
Hz. One can see that the phase is truly zero within the measurement range for all configurations 
except k-k, and this phase rotation would approach zero if the fH high frequency cut-off were to 
be increased by reducing either the source resistance RS or capacitance CS. The measurement 
frequency ranges are marked with black bars in Fig. 8, with end-points set by the low and high 
cut-off frequencies. 
 
FIG. 8. Magnitude and phase Bode plots of four-point electrical impedance and its corresponding 
PSpice circuit simulations with lock-in preamplifier stage: (a) Ω-Ω, (b) κ-Ω, (c) Ω-κ, and (d) κ-κ. 
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The black bars indicate the measurement frequency range for each setting. The vertical position 
of the bars shows the magnitude and phase of calculated resistance, where the current divider 
scaling factor is included. Excellent agreement is shown for both the measurement frequency 
range, and for the scaling factor. 
 
B. Capacitive scaling factor 
When capacitive contacts are used, the network of capacitors acts as a current divider or 
voltage divider at various branches of the measurement circuit, causing the measured signal to be 
reduced by a calibrated value, called the capacitive scaling factor6. The capacitive scaling factor 
γ is defined as the ratio of the four-point resistance R4pt within the measurement frequency range 
to the test resistance of interest R0, γ = R4pt/R0 < 1. The black bars in Fig. 8 illustrate the value of 
R4pt after being multiplied by the scaling factor. Note below that although the current capacitors 
CI are nominally equal CC = CD, as are the voltage capacitors CV such that nominally CA = CB, 
eventual process variation might cause minor differences in a real sample, so the explicit 
notations will be used in the equations below. 
(1) Ω−Ω measurement 
For the Ω−Ω measurement, there are no capacitors which affect the four-point measurement, 
so the capacitive scaling factor is simply 1, γ = 1.0.  
(2) κ−Ω measurement 
For the κ−Ω measurement, CMM together with CC acts as a current divider, and another 
current division happens at input end of R0, so the scaling factor calculated below gives us γ ≈ 
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0.91: 
C D 1 P( 2( ))mC C C C Cʹ′ = + +P  (4) 
D 1 P
MM D 1 P
( )γ
2( )
m
m
C C CC
C C C C C
ʹ′ + +
= ×
ʹ′+ + +
 (5) 
Here the second fraction above constitutes an additional factor added to the result derived in Ref. 
3. This is important when CD is comparable the total capacitance of coaxial cable plus input 
capacitance of the pre-amplifier. 
(3) Ω−κ measurement 
For the Ω−κ measurement, there is a voltage division between CA or CB and the input 
capacitance of the pre-amplifier plus coaxial cable, so the capacitive scaling factor for Ω−κ is γ ≈ 
0.45, calculated as 
D A
MM D 1m P A
γ
2 ( )
C C CC
C C C C C C C
ʹ′ʹ′ʹ′ʹ′ʹ′ +
= × ×
ʹ′ʹ′ʹ′ ʹ′ʹ′+ + + +
 (6) 
 (4) κ−κ measurement 
For the κ−κ measurement, the current is divided between CMM and CC, and between CA and 
R0. The capacitive scaling factor for κ−κ measurement is γ ≈ 0.43, calculated as 
A 1 P( )mC C C Cʹ′ʹ′ = +P  (7)
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C ( 2 )DC C C Cʹ′ʹ′ʹ′ ʹ′ʹ′= +P  (8) 
D A
MM D 1m P A
γ
2 ( )
C C CC
C C C C C C C
ʹ′ʹ′ʹ′ʹ′ʹ′ +
= × ×
ʹ′ʹ′ʹ′ ʹ′ʹ′+ + + +
 (9) 
This formula shows similar dependence on capacitors as in the circuit of Ref. 3, however, CC and 
CD may not be the same because of fabrication variation, so they are referred to separately. CMM 
is included here since we used a single male-to-male adaptor which has very small but 
measurable capacitance, causing a small amount of current loss as a current divider. A scaling 
factor γ much closer to unity results here, indicating that the experimental four-point 
measurement is much closer to the bare test resistance than in Ref. 3. 
 
C. Limitations 
The analysis of the measurement frequency range and scaling factor enlightens us on the 
design of resistive and capacitive contacts, in order to get a wider measurement frequency range 
and a scaling factor closer to 1, comparable to traditional ohmic-contact four point 
characterization. 
(1) Sample resistance. The assumption has been made that the sample test resistance R0 is 
negligible compared to the impedance of capacitors when deducing the scaling factor. A 
complete circuit analysis indicates that the maximum resistance for R0 is 
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1
max H A 1 P10% (2 ( ( )))mR f C C Cπ
−= × +P  (10) 
which gives us the maximum resistance of 31.4 kΩ in our system setting. If the resistance 
exceeds this value, one must reevaluate the scaling factor and cut-off frequency. 
(2) Capacitive contact. Based on our frequency response analysis, it is believed that larger 
current capacitors can lower fL, widening the measurement frequency range. On the other hand, 
too large current capacitors may introduce a low-pass filter that lowers fH caused by the parallel 
source impedance capacitor CS. If the capacitive contacts are lithographically fabricated on the 
sample, the percentage of sample area dedicated to the capacitive contact becomes another factor 
for consideration. So there is a design trade off when making capacitive contacts. 
(3) Capacitance of coaxial cables. The capacitance of coaxial cables is a non-negligible cause 
of current loss due to the current divider circuit equivalence, especially when all contacts are 
capacitors. Therefore, shorter coaxial cables are encouraged to introduce smaller capacitances, 
and whenever possible, the short BNC connectors are to be used since they have only several pF 
capacitances. If the input capacitance of the pre-amplifier is negligible, the capacitance of the 
coaxial cables strongly affects the voltage distribution between voltage capacitors and inputs of 
pre-amplifier. If the capacitance of coaxial cables can be limited under 10% of voltage capacitors 
(in our system setting, this limit would be 10 pF), the voltage divider effect at the pre-amp stage 
can be ignored. Alternately, one can make larger voltage capacitors to allow for larger coaxial 
capacitances, but once again this will be limited by the sample area the final lithographic design. 
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V. CONCLUSION 
Results of four-point sample measurements show that the circuit equivalent of the full lock-in 
measurement system can accurately estimate the four-point characterization for generalized 
contact impedances below 100 kHz. Therefore, if capacitive scaling factors are calibrated 
accordingly within corresponding measurement frequency range, the use of capacitors as 
contacts in quantitative four-point characterizations is viable. 
 
APPENDIX: FOUR-POINT CHARACTERIZATION WITHOUT PREAMPLIFIER 
We studied characterization of the four-point sample in a standard lock-in measurement 
system without using a preamplifier as shown in Fig. 9, to verify the validity of the circuit 
equivalent model. The comparison of experimental results and PSpice circuit simulations in 
Fig. 10 confirms that the circuit equivalent performs well below 100 kHz. Note that the κ−κ 
configuration in Fig. 10(d) does not give a well-defined frequency range with zero-degree 
phase rotation. For this reason, the preamplifier stage in Section 4 is necessary to get useful 
results with capacitive contact measurements. 
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FIG. 9. (a) Diagram of the standard lock-in measurement system of test sample using the SR830 
lock-in. (b) Circuit equivalent of the measurement system. 
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FIG. 10. Magnitude and phase plot of four-point electrical impedance and its corresponding 
PSpice circuit simulations for the lock-in measurement system using an SR830 lock-in: (a) Ω-Ω 
test sample, (b) κ-Ω test sample, (c) Ω-κ test sample, and (d) κ-κ test sample. 
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